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Two mm-Wave Vector Modulator Active Phase
Shifters With Novel IQ Generator
in 28 nm FDSOI CMOS
Domenico Pepe, Member, IEEE, and Domenico Zito, Senior Member, IEEE
Abstract— This paper presents two 4-bit (16-phase) mm-wave
vector modulator phase shifters exploiting a novel in-phase
and quadrature signal generator that consists of a single-input
double-output cascode amplifier incorporating a lumped-element
coupled-line quadrature coupler. The two circuit implementations
have been designed and fabricated in a 28 nm fully depleted
silicon-on-insulator CMOS. The first (PS1) achieves a higher
gain and the second (PS2) has a more compact area (reduced
to about 50%). Each consumes 18 mA from a 1.2 V supply.
PS1 exhibits an average gain of 2.3 dB at 87.4 GHz and B3dB
from 78.8 to 92.8 GHz; rms gain error of 1.68 dB at 87.4 GHz
and <2 dB in the B3dB; rms phase error of 9.4° at 87.4 GHz
and <11.9° in B3dB; S11 < −10.5 dB in B3dB; average P1dB
of −7 dBm; and average noise figure (NF) equal to 10.8 dB
at 87 GHz. PS2 exhibits an average gain of 0.83 dB at 89.2 GHz
and B3dB from 80.2 to 96.8 GHz; rms gain error of 1.46 dB
at 89.2 GHz and <2 dB in B3dB; rms phase error of 11.2°
at 89.2 GHz and <11.9° in B3dB; S11 < −11.5 dB in B3dB;
average P1dB of −6 dBm; and average NF of 11.9 dB at 89 GHz.
Index Terms— 28 nm fully depleted silicon-on-
insulator (FDSOI) CMOS, phase shifter, phased array,
quadrature coupler, vector modulator, W -band.
I. INTRODUCTION
PHASED array systems will be crucial in future wirelesscommunication and sensing applications [1]–[11]. They
are employed in communication systems to obtain steerable
directional antenna patterns in order to improve the link budget
and in radars and imagers to electronically scan a targeted
surface.
Beamforming can be performed at different sections of the
receiver and transmitter chains: 1) in the radio frequency (RF)
path [12], [13]; 2) in the local oscillator path [14], [15];
3) in the baseband [16], [17]; and 4) in the digital domain [18].
One of the most promising phase shifting techniques for mm-
waves is phase shifting in the RF path, since with respect
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to 2), it allows a wider operating bandwidth, and with respect
to 3) and 4), it allows sharing all building blocks after the
phase shifters, leading to considerable power and area savings.
Moreover, in the RF path the reactive elements (inductors and
capacitors) are smaller than they would be at the intermediate
frequency or baseband, enabling a more compact design.
Phase shifters can be passive or active. Passive phase
shifters, such as switched LC-networks [19], reflective-type
phase shifters [20], and loaded line phase shifters [1], [21],
typically exhibit high linearity performance but also high
losses, high noise figure (NF), and large area on chip. Active
phase shifters, such as vector modulators [22], typically exhibit
higher gain compared with passive counterparts, smaller area
on chip, and higher phase shift resolution, at the expense of
lower linearity performance [23].
This paper presents two vector modulator active phase
shifters with a novel in-phase/quadrature (IQ) signal generator,
enabling higher gain, lower NF, and a more compact design
with respect to the state of the art, to be used in a W -band
phased array passive imager. For this specific application
linearity is not a stringent requirement, but gain and NF are
critical in order to have a good system resolution [4].
The idea and proof of concept have been presented
recently [24]. In this paper, we extend the previous conference
paper by: 1) reporting additional results; 2) addressing the
circuit analysis and design; 3) detailing the experimental
setups and measurement steps; and 4) presenting a second
and new test-chip implementation for a more compact design
enabling the effective integration of large arrays. The two
phase shifters have been designed and implemented in a 28 nm
fully depleted silicon-on-insulator (FDSOI) CMOS technology
by STMicroelectronics, and characterized experimentally by
means of direct on-chip measurements.
This paper is organized as follows. In Section II, the
proposed IQ signal generator is presented and its operating
principle is explained and analyzed in detail. In Section III,
the design of the two mm-wave active phase shifters is
addressed. In Section IV, the results of their experimental
characterizations are reported. In Section V, the conclusions
are drawn. The noise analysis is given in the Appendix.
II. PROPOSED IQ GENERATOR FOR
ACTIVE PHASE SHIFTERS
Fig. 1(a) shows the block diagram of a vector modula-
tor active phase shifter. The vector modulator phase shifter
is based on an IQ signal generator and two variable gain
amplifiers (VGAs).
0018-9200 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Fig. 1. (a) Block diagram of a vector modulator phase shifter. (b) Phase
selection diagram as a function of the DGS input bits.
The I and Q components of the input signal are
weighted by algebraic coefficients by properly choosing the
gains AI and AQ of the two VGAs in order to have the desired
phase shift. The polar diagram of the output phase is shown
in Fig. 1(b), for the case of a 16-phase full-360° phase shifter.
By properly choosing the normalized gains AI and AQ equal
to −1, −2/3, −1/3, 0, 1, 1/3, 2/3, 1 it is possible to select any
phase shift from 0° to 360° with a 22.5° resolution.
The IQ signal generator is a crucial building block of the
vector modulator. The most widespread methods to obtain
a 90° shift are the use of delay lines [1], [21], polyphase
filters [25], or quadrature couplers [26], [27]. All-pass
polyphase filters and quadrature couplers usually exhibit rele-
vant losses, which impair the NF of the receiver. Delay lines
generally introduce lower losses, but the attenuation in the
delayed path can lead to imbalance between I and Q channels.
For particular applications, for example, passive imag-
ing [4], [5], minimizing losses, and NF contribution in the
receiver chain, usually at the expense of reduced linearity
performance, is very often an imperative requirement.
The IQ generator combines signal amplification and
quadrature phase shifting by embedding a lumped-element
coupled-line quadrature coupler (LECLQC) into a single-input
double-output cascode amplifier, i.e., it consists of a cascode
amplifier with one input (in) and two outputs (I and Q),
with an interstage LECLQC between the input common-
source (CS) transistor and the output common-gate transistors.
Compared with passive IQ generator, it allows better coupler
port isolation, lower losses, and lower NF.
In order to explain the operating principle, first we con-
sider the coupled line quadrature coupler shown in Fig. 2(a).
When the mutual coupling between the lines approaches unity,
and all the ports are terminated with the line characteristic
impedance Z0, if an excitation is applied to the input port (P1),
Fig. 2. (a) Coupled line quadrature coupler. (b) Lumped implementation.
Fig. 3. Simulated absolute value and phase of S21 and S31 of the circuit
in Fig. 2(b).
then the signal splits into two signals that are 90° apart in
phase at the through (P2) and coupled (P3) ports. No power
flows through the isolated port (P4).






2 · Z0 · ω0 (2)
and ω0 is the operating angular frequency in rad/s. Fig. 3
gives the S21 and S31 parameters (magnitude and phase) of
the circuit of Fig. 2(b). Note that at ω0, the signal power
splits equally into the through and coupled ports and the phase
difference is 90°.
Fig. 4 shows the schematic of the proposed IQ signal
generator. The input signal is amplified by M1. The isolated
port of the LECLQC is connected to the drain of M2. M2 also
allows the correct dc biasing of the Q branch (M4). The
coupled and through ports of the LECLQC are connected to
the sources of M3 and M4. The impedances seen toward the
drain of M1 and M2 and the source of M4 and M3 can be
adjusted by varying the transistor sizes and bias currents.
Fig. 5 shows the small-signal equivalent circuit for noise and
signal analyses of the IQ signal generator, where the gate-drain
capacitance CGD and the gate resistance RG of M1 have been
neglected in the interests of simplicity. ZS is the impedance
seen toward the source of M3 and M4, whereas Z D is the
impedance seen toward the drain of M1 and M2.
In order to show the impact of the transistor size and bias
current on Z D and ZS , circuit simulations have been carried
out in a 28 nm FDSOI CMOS. Fig. 6(a)–(d) shows how
Z D and ZS vary with the transistor size and bias current
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Fig. 4. Schematic of the IQ signal generator, exploiting the LECLQC (in
the dotted box) to generate in-phase and quadrature signals.
Fig. 5. Small-signal equivalent circuit of the IQ signal generator for circuit
and noise analyses. id = gmvGS. The channel noise sources in1 and in2 are
in gray.
density, at the operating frequency. Re{ZS} and Re{Z D} are
inversely proportional to the channel width (W ), and have a
peak for a drain current density (ID/W ) of 0.015 mA/μm.
Im{ZS} and Im{Z D} are also inversely proportional to W , and
decrease with ID /W . While for higher ID/W and larger W ,
Im{Z D} decreases with a steeper slope than Re{Z D}, but it is
still not negligible, Im{ZS} approaches j0  and is negligible
compared with Re{ZS}.
Fig. 6. (a) Real part of Z D ; (b) imaginary part of Z D ; (c) real part of ZS ;
(d) imaginary part of ZS ; versus ID/W and W , from schematic simulations
in a 28 nm FDSOI CMOS.
Fig. 7(a) and (b) shows the IQ amplitude imbalance
and phase difference imbalance of the LECLQC when
Re{ZS} = Z0, versus Re{Z D}, Im{Z D}, and Im{ZS}. It is to
be noted that, if ZS is real, then the IQ amplitude imbalance
and phase difference imbalance remain equal to zero for
any Z D , although for Z D = ZS a reduction of |S21| and |S31|
occurs, as shown in Fig. 7(c), as a consequence of the input
port impedance mismatch, as shown in Fig. 7(d).
Transistors M1 and M2 can be sized and biased in order to
have the highest gain or the minimum NF [33], and M3 and M4
(together with their drain loads) can be sized to have ZS
close to Z D , confident that as long as the imaginary part
of ZS is negligible, the circuit remains sufficiently robust to
large ZS and Z D mismatches.
Moreover, Z D and ZS mismatches can be compensated
by choosing LHC and CHC that deviate by a certain amount
from the ideal values obtained by (1) and (2), and an
appropriate coupling coefficient (k) between the spirals of
the transformer. The analysis of the circuit in Fig. 5 allows
deriving the transfer functions between the currents in the
loads and the current id , namely, is3/ id , is4/ id , id4/ id , and
id1/ id , where id = gmvGS, which are expressed as (3)–(6),




2 L Z2D ZS (k−1)s3 +CL Z D (Z D +ZS )(k−1)s2 −Z D (2C Z D ZS −L)s−Z D (Z D +ZS )
C2 L2(Z D +ZS )2(k2 −1)s4+2CL(k−1)[2C Z D ZS +L(k−1)]s3 +L
[
k2 −1−2CL(Z2D +Z2S
)+4CL ZS Z D(k−2)
]





2 L2 Z D(Z D +ZS)(k2 −1)s4+CL Z D [2C ZS Z D (k−1)+L(k2 −1)]s3−CL Z D (k+1)(Z D +ZS )s2 −Z D(2C ZS Z D +Lk)s
C2 L2(Z D +ZS )2(k2 −1)s4+2CL(k−1)[2C Z D ZS +L(k−1)]s3 +L
[
k2 −1−2CL(Z2D +Z2S
)+4CL ZS Z D(k−2)
]





2 L2 ZS (Z D +ZS )(k2 −1)s4 +CL[2C ZS Z D (k−1)+L(Z D +2ZS )(k2 −1)]s3−[L2(k2 −1)+2CL ZS (Z D k−2Z D −ZS )]s2−(2C Z D Z2S +L Z D +2L ZS )s−ZS (Z D +ZS )
C2 L2(Z D +ZS )2(k2 −1)s4+2CL(k−1)[2C Z D ZS +L(k−1)]s3 +L
[
k2 −1−2CL(Z2D +Z2S
)+4CL ZS Z D(k−2)
]










C2 L2(Z D +ZS)2(k2 −1)s4+2CL(k−1)[2C Z D ZS +L(k−1)]s3 +L
[
k2 −1−2CL(Z2D +Z2S
)+4CL ZS Z D (k−2)
]
s2−2(Z D +ZS)(C Z D ZS +L)s−(Z D +ZS)2
(6)
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Fig. 7. (a) IQ amplitude imbalance, (b) IQ phase difference imbalance,
(c) S21 and S31, and (d) S11 of the LECLQC in Fig. 2(b) versus Re{Z D },
Im{Z D}, and Im{ZS}.
Fig. 8. (a) IQ amplitude imbalance and (b) IQ phase difference imbalance
when L and C vary by ±20% of their nominal values.
In order to achieve the desired behavior, L, C , and k have
to be chosen such that the currents is4 and is3 are equal
in magnitude and have a phase difference of 90°, and the
current id2 has to be close to zero, at ω0. These can be
summarized by the following design conditions:
|is4|ω0/|is3|ω0 = 1 (7)
 is4|ω0 −  is3|ω0 = 90° (8)
|id2|ω0 = 0. (9)
Thus, once the transistors have been sized and ZS and Z D are
known, L, C , and k can be found by solving the system of
design equations (7)–(9).
Following a more practical approach, we used the circuit
simulator to find the values of L, C , and k, as will be shown
in Section III-A, related to the design in a 28 nm FDSOI
CMOS.
Fig. 8(a) and (b) shows the IQ amplitude imbalance
and phase difference imbalance errors when L and C vary
by ±20% of their nominal values. These errors are within
2 dB and 1°, respectively, confirming the robustness also to
hybrid coupler component variations.
III. PHASE SHIFTERS DESIGN
Two 4-bit (16 phases) mm-wave vector modulator active
phase shifters exploiting the IQ signal generator presented
Fig. 9. Simulated current gain (H21) and Mason’s unilateral gain (U ) for a
minimum channel length transistor with width equal to 0.6 μm, biased with
VGS = 0.7 V and VDS = 1 V.
Fig. 10. Block diagram of the two mm-wave active phase shifters in
a 28 nm FDSOI CMOS.
in Section II have been implemented in a 28 nm FDSOI
CMOS technology by STMicroelectronics. The first solution
exhibits a higher gain and the second solution has a more
compact area. The main difference between the two different
test-chip solutions lies in the VGA design, as will be explained
hereinafter in Section III-A.
The transistors available within the 28 nm FDSOI
CMOS technology by STMicroelectronics have simulated
peak fT and fMAX of 370 and 410 GHz, respectively
(see Fig. 9). Compared with bulk CMOS, transistors have
the potential to be up to about 30% faster and more power
efficient [34], making this technology attractive for mm-wave
applications.
Fig. 10 shows the block diagram of the active phase shifters.
The design of the IQ signal generator is common to the
two circuit implementations, and is presented hereinafter in
Section III-A. The design of the VGAs is presented hereinafter
in Section III-B and the difference between the two circuit
solutions is highlighted therein.
A. IQ Signal Generator
Fig. 11 shows the schematic of the IQ signal generator.
The sizing of the transistor and passive components of the
IQ generator is summarized in Table I. Fig. 12(a) and (b)
shows the actual layout of the transistors and their most
relevant layout parasitic components [35], respectively.
Fig. 13(a) and (b) shows the ratio of the amplitude of the
I and Q outputs of the IQ signal generator [mag(I )/mag(Q)],
and their phase difference [phase(I )-phase(Q)], as a function
of LHC, CHC, and k, obtained by means of SpectreRF simula-
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
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TABLE I
DEVICE SIZING
Fig. 11. Schematic of IQ signal generator and 3-D view of the LECLQC
and the integrated baluns (BI and BQ).
Fig. 12. (a) Transistor layout. (b) Transistor and layout parasitics [35].
tions, including the transistor layout parasitics. On inspection,
it can be noted that for LHC, CHC, and k equal to about 240 pH,
8 fF and 0.55 [mag(I )/mag(Q)] and [phase(I )-phase (Q)] are
close to 0 dB and −90°, respectively.
The loads of I and Q branches consist of two 1:1 trans-
formers as baluns (BI and BQ), which also provide the
single-ended to differential conversion required for properly
driving the subsequent differential VGAs. The secondary spi-
rals have a central tap for the dc biasing of the CS transistors
of the VGAs. The inductor LG improves the input impedance
matching to a 50  source resistance.
All the passive components have been designed and sim-
ulated by means of the FEM simulator element in ADS by
Keysight Technologies (full wave 3-D FEM electromagnetic
simulator, formerly known as EMDS).
B. Variable Gain Amplifiers
Fig. 14 shows the schematics of the VGAs. In particular,
Fig. 14(a) reports the VGAs designed for the first phase
shifter (namely, PS1) anticipated and partially reported in [24],
whereas Fig. 14(b) reports the VGAs CS stages of the second
phase shifter (namely, PS2).
Differential cascode amplifiers have been adopted in order
to provide both negative and positive amplification coeffi-
cients, hence achieving full-360° phase shifting. The gain
selection is operated by the common-gate programmable gain
stage (PGS) and made according to the principle shown in [1].
The common-gate PGS of each VGA is implemented by a
matrix of 18 transistors (two 3 × 3 matrixes, one for each
branch). By properly switching ON and OFF these transistors
(this is obtained by connecting to VDD or grounding their
gates), it is possible to set the normalized gain (−1, −2/3,
−1/3, 0, 1, 1/3, 2/3, 1) by choosing the fraction of current
that flows in the output load, while the current flowing in the
CS transistors of the VGA remains constant.
A common-gate programmable gain stage has been
employed, instead of programmable current sinks, in order to
achieve the following.
1) Keep as low as possible the variations of the impedance
seen at the I and Q inputs of the VGA for all the
gain settings, and hence reducing the influence on the
IQ generator performances.
2) Reduce the number of stacked transistors from VDD
to ground, for adequate gain at lower VDD and so a
lower average power consumption, despite the reduced
efficiency for lower gain settings.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
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Fig. 13. Simulation results for the IQ signal generator in Fig. 9(a) including transistor layout parasitics, versus LHC, CHC, and k. (a) Amplitude ratio in
decibel between I and Q output signals; note the intersection with the 0 dB reference plane. (b) Phase difference between I and Qoutputs in degrees; note
the intersection with the 90° reference plane.
Fig. 14. (a) Schematic of the two VGAs (I and Q paths) with programmable gain stage (PGS), combiner, and output load balun (BOUT) of the first test-chip
(PS1). (b) Schematic of the CS stages of the two VGAs with integrated transformers TI and TQ of PS2. PGSs and BOUT in PS2 are the same as in PS1.
The digital gain selector [DGS in Fig. 14(b)] consists of
a combinatory logic (or-and) digital circuit, with input and
output buffers, which provides the proper voltages to the
gates of the PGS transistors according to a 4-bit input digital
word. This entire circuit network consists of 728 transistors,
including buffers.
In the VGAs of Fig. 14(a), i.e., related to PS1, the inductors
Lm1−4 resonate with the capacitances at the drain of M5−8
and the source terminals of the matrixes of common-gate
transistors of the PGS in order to increase the gain of the
VGAs [33], [36].
In PS2, the four inductors Lm1−4 have been replaced
with two transformers TI and TQ . The use of a transformer
instead of two independent inductors allows area saving, as the
two spirals lie within the same area and the total inductance
values are increased by mutual coupling, and hence permit-
ting the design of smaller spirals. This aspect is particularly
critical in the design of large arrays where a large number
of receivers or transmitters lie on the same silicon die.
Thereby, PS2 allows a more compact design with respect
to PS1, hence being very beneficial for large arrays envisaged
for the future networks and communications, e.g., up to
256 elements [37].
Lastly, the output combiner of the VGAs was designed in
order to minimize the length difference between each drain of
the PGS stage and the output balun (BOUT).
IV. EXPERIMENTAL RESULTS
Fig. 15 shows the micrographs of the two test-chip
implementations (PS1 and PS2). The overall area of the
two test-chip implementations including IQ signal generator,
VGAs, and DGS, is about 0.54 × 0.31 mm2 for PS1, and
0.54 × 0.28 mm2 for PS2. If we consider the core area only,
(IQ signal generator plus VGAs), the core area of PS1 amounts
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PEPE AND ZITO: TWO mm-WAVE VECTOR MODULATOR ACTIVE PHASE SHIFTERS 7
Fig. 15. Micrographs of the two test-chips. (a) PS1. (b) PS2. The core
(IQ signal generator plus VGAs) area of PS1 is equal to 0.54 × 0.22 mm2.
The core area of PS2 is equal to 0.54 × 0.12 mm2 (approximately half the
PS1 core area).
Fig. 16. S-parameter measurement setup. (a) Block diagram. (b) Photograph.
to 0.54 × 0.22 mm2, whereas the core area of PS2 amounts
to 0.54 × 0.12 mm2, i.e., approximately half of the core
area of PS1, making this latter more suitable for an effective
integration of large arrays.
Fig. 16(a) and (b) shows the block diagram and photograph
of the measurement setup for the S-parameters. The test-chips
have been measured by means of the Agilent PNA-X N5244A
with Agilent N5262A mm-wave test set controller and Agilent
N5256AW10 W -band mm-wave T/R head modules. On-chip
measurements have been carried out by means of 100 μm
pitch 110 GHz GSG Cascade i110 probes. A 110 GHz
Fig. 17. (a) NF measurement setup for the phase shifter plus downconverter.
First, the input probe is connected to the W -band head module (A) for gain
measurement of the test-chip plus downconverter. Then, the input probe is
connected to a W -band 50  termination (B), and the output noise power
density of test-chip plus downconverter is measured. (b) NF measurement
setup (A) photograph.
DC block has been used on the PNA-X Port 1 for bias
decoupling.
SOLT calibration with switch terms was performed by
means of a Cascade 104-783A W -band GSG substrate and
WinCal XE. Power calibration of the PNA-X was performed
by means of the Agilent W8486A W -band power sensor and
Agilent N1914A power meter.
The NF measurements were carried out with the cold-
source method [38], [39]. This method consists of measuring
the S-parameters of the test-chip, and the output noise power
density (ONPD) of the test-chip when its input is terminated
on 50  (with the PNA-X low noise receiver,
Option H29) [38]. The output of the phase shifter is
downconverted to 1 GHz by means of a W -band lowloss
active mixer (Millitech MB1-10 [40]). A W -band LNA
(Millitech LNA-10-02130 [41]) is used to amplify the phase
shifter output in order to mitigate the measure uncertainty.
Fig. 17(a) and (b) shows the block diagram and photograph
of the experimental setup for the NF measurement. The NF
measurements have been carried out based on the following
steps.
1) The gain (G) of the downconverter (i.e., the cascade
W -band LNA plus W -band mixer) is measured accord-
ing to the setup A in Fig. 17(a). The input noise
power density (INPD) is measured according to the









where INPD = kB × T0, kB is the Boltzmann constant
and T0 is the reference source temperature.
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TABLE II
SUMMARY OF PERFORMANCES AND COMPARISON WITH THE STATE-OF-THE-ART CMOS AND BICMOS ACTIVE PHASE SHIFTERS
2) The gain and ONPD of the test-chip followed by the
downconverter are measured, and the NF of test-chip
plus downconverter is computed.
3) The NF of the test-chip is derived from the NF of the
downconverter alone and the NF of the phase shifter
plus downconverter using the Friis equation [42].
Section IV-A reports the measured results for the first test-
chip (PS1). Section IV-B reports the measured results for the
second test-chip (PS2).
The details of the measured performance and comparison
with the state-of-the-art CMOS and BiCMOS full-360° phase
shifters operating in W -band are given in Table II. It is
worth noting that the presented solutions exhibit a lower
NF up to 3 dB improvement, and a higher average peak gain
up to 2 dB improvement, with respect to the state-of-the-art
solutions of CMOS and SiGe BiCMOS full-360° phase shifters
operating in W -band.
Two figures of merit, FOM1 and FOM2, have been
defined for comparison with other works. FOM1 is based
on the performances available for all the phase shifters
in Table II. PS1 and PS2 exhibit the highest FOM1 among
those in Table II. FOM2 also takes into account linearity,
power consumption (PC ), and NF performances for a more
extensive comparison. Note that PS1 and PS2 exhibit a FOM2
close to the best FOM2 exhibited by [3].
A. PS1 Experimental Results
The phase shifter consumes 18 mA from a 1.2 V supply.
The measured gain for the 16 phase states and the average
gain are shown in Fig. 18. At 87.4 GHz, the circuit exhibits
an average gain of 2.3 dB, and B3dB from 78.8 to 92.8 GHz.
Figs. 19 and 20 show the measured phase shift and relative
phase shift to the reference state 0.
The measured rms phase and gain errors [43], [44] are
shown in Fig. 21. The rms phase error is equal to 9.4° at
the central frequency of the average gain ( f0 = 87.4 GHz),
and lower than 11.9° in the B3dB. The rms gain error amounts
to 1.68 dB at 87.4 GHz and it is lower than 2 dB in the B3dB.
Fig. 22 shows the measured S11 and S22 parameters.
S11 parameter is lower than −10.5 dB in the B3dB.
The measured gain of the phase shifter for the 16 phase
states and the average phase shifter gain versus input power,
at 87.4 GHz, are shown in Fig. 23. The input-referred 1 dB
compression point (I P1dB) varies from −8 to −5 dBm for the
16 phase states. The average IP1dB is equal to −7 dBm.
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Fig. 18. PS1: measured gain (S21) for the 16 phase states (black curves),
and measured and simulated average gains.
Fig. 19. PS1: measured phase shift for the 16 phase states.
Fig. 20. PS1: measured relative phase shift with respect to the reference
phase state 0.
The measured relative phase shifting for the 16 phase states
versus input power, at 87.4 GHz, are shown in Fig. 24. The
phase shifting is almost constant with the input power, with
a deviation at the IP1dB contained between 2° and 5° with
respect to the phase for low values of input power, for the
16 phase states.
Fig. 21. PS1: measured and simulated rms phase error and rms gain error.
Fig. 22. PS1: measured S11 and S22 parameters for the 16 phase states.
Fig. 23. PS1: measured gain versus input power, at f0 = 87.4 GHz.
The rms phase error, measured at f0 and f0 ± 5 GHz,
versus input power is shown in Fig. 25. The rms error
deviates by less than 3° in the range of input power between
−40 and 0 dBm.
Fig. 26 shows the measured NF from 82 to 92 GHz (the
bandwidth is limited to 10 GHz by the active W -band mixer)
for the 16 phase states, and measured and simulated aver-
age NF. The NF is comprised between 9 and 14 dB at 87 GHz,
and the average NF is equal to 10.8 dB at 87 GHz.
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Fig. 24. PS1: measured relative phase versus input power, at f0 = 87.4 GHz.
Fig. 25. PS1: measured rms phase error versus input power, at f0 = 87.4,
82.4, and 92.4 GHz.
Fig. 26. PS1: measured NF for the 16 phase states (black curves), and
measured and simulated average NF.
B. PS2 Experimental Results
The phase shifter consumes 18 mA from a 1.2 V supply.
The measured gain for the 16 phase states and the average
gain are shown in Fig. 27. The circuit exhibits an average gain
of 0.83 dB at f0 = 89.2 GHz and B3dB from 80.2 to 96.8 GHz.
Figs. 28 and 29 show the measured phase shift and relative
phase shift to the reference state 0, respectively.
The measured rms phase and gain errors are shown
in Fig. 30. The rms phase error is equal to 11.2° at 89.4 GHz
and is lower than 11.9° in the B3dB. The rms gain error
Fig. 27. PS2: measured gain (S21) for the 16 phase states (black curves),
and measured and simulated average gains.
Fig. 28. PS2: measured phase shift for the 16 phase states.
Fig. 29. PS2: measured relative phase shift with respect to the reference
phase state 0.
amounts to 1.46 dB at 89.2 GHz and is lower than 2 dB in
the B3dB.
The measured S11 and S22 parameters are shown in Fig. 31.
S11 is lower than −11.5 dB in the B3dB.
Fig. 32 shows the gains versus input power, measured
at 89.4 GHz, for the 16 phase states, and the average gain. The
average P1dB is equal to −6 dBm, and is comprised between
−7 and −5 dBm for the 16 phase states.
The measured relative phase shifting for the 16 phase states
versus input power, at 89.2 GHz, are shown in Fig. 33.
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Fig. 30. PS2: measured and simulated rms phase error and rms gain error.
Fig. 31. PS2: measured S11 and S22 parameters for the 16 phase states.
Fig. 32. PS2: measured gain versus input power, at f0 = 89.2 GHz.
As for PS1, the phase shifting is almost constant with the
input power, with a deviation at the P1dB bounded between
2° and 5° with respect to the phase for low values of input
power, for the 16 phase states.
The rms phase error, measured at f0 and f0 ± 5 GHz,
versus the input power are shown in Fig. 34. The rms error
deviates by less than 2° in the range of input power between
−40 and 0 dBm.
Fig. 35 shows the measured NF from 84 to 94 GHz for the
16 phase states, and the measured and simulated average NF.
The NF is between 8.9 and 15 dB at 87 GHz, and the average
NF is equal to 11.9 dB at 87 GHz.
Fig. 33. PS2: measured relative phase versus input power, at f0 = 89.2 GHz.
Fig. 34. PS2: measured rms phase error versus input power, at f0 = 89.2,
84.2, and 93.2 GHz.
Fig. 35. PS2: measured NF for the 16 phase states (black curves), and
measured and simulated average NF.
V. CONCLUSION
We reported two mm-wave vector modulator active phase
shifters exploiting a novel in-phase (I ) and quadrature (Q)
signal generator that consists of a single-input double-output
cascode amplifier incorporating an LECLQC.
The two different 4-bit (16 phases) test-chip
implementations have been realized in a 28 nm FDSOI CMOS
by STMicroelectronics and characterized experimentally. The
first exhibits a higher gain and the second has a more compact
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area, i.e., reduced to about 50%, and is thereby more suitable
for implementation of large arrays envisaged for massive
multiple input multiple output systems. The two proposed
solutions exhibit a lower NF up to 3 dB improvement, and
a higher gain up to 2 dB improvement, with respect to the
state-of-the-art CMOS and BiCMOS full-360° phase shifters
operating in W -band.
APPENDIX
The NF of the IQ generator can be computed by analyzing
the circuit in Fig. 5, where in1 and in2 are the channel noise
sources of transistors M1 and M2, respectively. The effects
of CGD, RG , and contributions of the common-gate transistors
are neglected in the interest of simplicity [47], [48].
To evaluate the I output noise due to the source resis-










where id = gmvGS and (is3/ id ) is expressed as in (5).


































































where γ is the channel thermal noise coefficient, gd0 is the
zero-bias drain conductance, and (is3/id ) is expressed as in (3).





































where (is4/id ) is expressed as in (4). If L, C , and k are chosen
for proper quadrature operation, is4 = j is3, |is4| = |is3|, the
output noise due to M2 is equal to that due to M1. Then, the
NF is calculated as the ratio between the total output noise
and the output noise due to RS




































The NF in (15) also applies for the Q output port, being
|is4| = |is3|.
At the operating frequency ω0, under the hypotheses that
LG is equal to 1/(ω20CGS) to compensate for the imaginary
part of the input impedance, and ωT ≈ gm/CGS, NF is






For simplicity, we consider the VGAs of the phase shifter
in Fig. 10 as ideal amplifiers with programmable gains
AI and AQ from −1 to 1, as in Fig. 1(b). The output of the
phase shifter is iOUT = AI is3 + AQis4. Since is4 = j is3, then
iOUT = (AI + j AQ)is3. As shown in Fig. 1(b), |AI + j AQ| ≈ 1
for the 16 phases, and then |iOUT| = |is3|. Thus, the NF of
the phase shifter is expressed by (15) and (16), as for the
IQ generator alone.
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